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Abstract— Single-photon avalanche diodes (SPADs) emerged as
the most suitable photodetectors for both single-photon counting
and photon-timing applications. Different complementary
metal–oxide–semiconductor (CMOS) devices have been reported
in the literature, with quite different performance and some
excelling in just few of them, but often at different operating
conditions. In order to provide proper criteria for performance
assessment, we present some figures of merit (FoMs) able to
summarize the typical SPAD performance (i.e. photon detection
efficiency, dark counting rate, afterpulsing probability, hold-off
time, and timing jitter) and to identify a proper metric for SPAD
comparisons, when used either as single-pixel detectors or in
imaging arrays. The ultimate goal is not to define a ranking list of
best-in-class detectors, but to quantitatively help the end-user to
state the overall performance of different SPADs in either photon-
counting, timing, or imaging applications. We review many
CMOS SPADs from different research groups and companies,
we compute the proposed FoMs for all them and, eventually,
we provide an insight on present CMOS SPAD technologies and
future trends.
Index Terms— CMOS imagers, figure of merit, photon
counting, single-photon avalanche diode (SPAD).
I. INTRODUCTION
S INCE 60’s, Single-Photon Avalanche Diodes (SPADs)have been deeply studied and used in several fields
where single-photon sensitivity is required such as fluores-
cence correlation spectroscopy (FCS) [1], fluorescence lifetime
imaging (FLIM) [2], positron emission tomography (PET) [3],
as well as laser (LIDAR/LADAR) [4] and 3-D optical
ranging [5]. In all these applications, the intensity and
time-dependent waveform of very faint optical signals can
be acquired by counting photons (photon-counting) in real
time, within time bins down to the microsecond time scale.
Also, the waveforms of very fast events, down to the picosec-
ond timescale, can be reconstructed by repetitively acquiring
the arrival time (photon-timing), exploiting Time-Correlated
Single-Photon Counting (TCSPC) for building the histogram.
Although many single-photon sensitive devices already
existed, SPADs have gained attention because of some
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advantages over photomultiplier tubes (PMTs) and multi-
channel plates (MCPs), which require high bias voltages, are
bulky and sensitive to magnetic fields, and cannot be integrated
with complementary metal-oxide semiconductor (CMOS)
electronics. Conversely, SPADs are small, rugged, easy to
integrate in large array, and are insensitive to magnetic fields,
making them suitable for medicine and space application [6].
Until ten years ago, SPADs were fabricated solely through
fully custom processes, whose flexibility provided devices
with thick depleted regions, engineered electric fields,
dedicated annealing steps and gettering processes to minimize
lattice damages for improving noise, yield, and uniformity.
Custom SPADs provide best-in-class performance in terms
of detection efficiency, noise and timing jitter [7]–[14].
However, because of dedicated processes and the impossibility
to integrate proper quenching and processing electronics with
the detector, custom SPADs are best suited for small (up to
about a hundred) pixel arrays [15].
From the early 2000s onwards, it was possible to
exploit standard CMOS technologies to fabricate SPADs,
with the main advantage of monolithic integration on the
same chip of photodetectors, analog avalanche sensing and
quenching electronics, and digital circuitry for implementing
smart photon-counting and photon-timing on-chip processing.
As a matter of fact, researchers started to develop compact
and cost-effective multi-pixel SPAD-based image sensors
that represent a viable solution for all those applica-
tions where bulky and expensive intensified (I-CCDs)
or electron-multiplying charge-coupled devices (EM-CCDs)
are used, although there is still room for improvements
regarding fill-factor, quantum efficiency and optical stack
optimization.
In the last years, many groups worldwide developed dif-
ferent SPAD structures in different CMOS technology nodes
[16]–[48] for coping with the different issues, including but
not limited to premature edge breakdown, tunneling effects,
electric field uniformity, sensing electronics complexity, and
wide depleted region thickness. Very often each group per-
formed measurements in different experimental conditions
(e.g. breakdown voltage, excess bias, hold-off time, average
count rate, wavelength, etc.), which better maximized the
target data, and often considered to have reached the novel
state-of-the-art performance in one or another parameter. In
such a maze of variables and measurements, it is difficult to
make a fair comparison between different SPAD designs and
CMOS technologies, and to envision a clear trend, unless a
subset of representative parameters is found.
To this purpose, we propose a comprehensive Figure-of-
Merit (FoM) based on well-assessed typical SPAD perfor-
mance, like photon detection efficiency, noise, dead-time,
timing jitter, fill-factor [49], and other well-known quality
meters, like Signal-to-Noise Ratio, Noise Equivalent Power,
and Detectivity. Our aim is not to outline a ranking list, but
to define a proper user-friendly metric to help SPAD users to
compare detection performance in different application fields
(photon-counting and photon-timing) and also as single pixels
or as SPAD array imagers.
We consider also Silicon Photomultipliers (SiPMs)
[50]–[57], which can overcome some limitation of SPADs,
since they provide large area and are made of hundreds or
thousands of SPAD microcells connected in parallel – thus
behaving like a single detector, but with the capability to
resolve the number of imping photons. In analog SiPMs,
each SPAD is integrated with its own quenching resistor
and the avalanche currents are summed up to provide the
detector analog output. Instead, digital SiPMs provide active
quenching circuits into each microcell and further on-chip
digital electronics.
The paper is organized as follows: Section 2 briefly
describes the main SPAD parameters; Section 3 defines the
proposed FoMs and Section 4 shows and comments how they
apply to a broad selection of SPADs and SiPMs either reported
in literature or commercially available.
II. MAIN SPAD PARAMETERS
Photon Detection Efficiency (PDE) is defined as the ratio
of the number of detected photons and the number of pho-
tons incident on the photoactive area. This ratio depends on
absorption probability and on triggering efficiency [49].
Apart from signal fluctuations due to its own Poisson
statistics, SPAD’s main noise source is due to spurious counts,
which are either uncorrelated or correlated to signal photons.
The uncorrelated contribution is due to ignitions caused by
carriers generated through Shockley-Read-Hall processes,
trap-assisted tunneling (TAT), or Poole-Frenkel emission and is
referred to as Dark Counting Rate (DCR) [49]. Instead, corre-
lated noise comes from different sources, such as optical and
electrical crosstalk (among different pixels) and afterpulsing
(within the same pixel). The latter is caused by carriers that
get trapped during an avalanche current pulse and are released
when the SPAD is newly biased above breakdown (VB D), thus
igniting an “afterpulse”. If NDET photons are detected and
NAP additional correlated counts are generated, the afterpuls-
ing probability PAP can be defined as:
PAP = NAP/NDET (1)
Of course, afterpulsing is a cascade process and NAP counts
will generate NAP · PAP counts and so on. Therefore, for
NDET detected photons the number of measured counts
NM E AS is:





1 − PAP (2)
Hence, because of afterpulsing, the number of real photons is
always lower than the measured number of ignitions; if such
afterpulsing probability is high enough, SPAD saturation can
occur. In order to reduce afterpulsing, a dead-time TDE AD ,
(from tens to hundreds of nanoseconds) is enforced to the
SPAD after each ignition, allowing the trapped carriers to be
released. Apart from reducing PAP , long dead-time lowers
the maximum count rate to 1/TDE AD , in case of active reset,
or to 1/(e · TDE AD) with passive reset [58] (e being the
Euler number).
Finally, the SPAD timing jitter (photon-timing precision) is
the statistical spread of output pulse on-set compared to the
true photon arrival time [59] and is quoted by the Full-Width
at Half Maximum (FWHM) of the distribution histogram.
III. FIGURES OF MERIT
Single-photon detectors are exploited in three main
approaches, namely photon-counting (for measuring the inten-
sity of slowly varying optical signals, in the μs range), photon-
timing (for reconstructing very fast optical waveforms, in the
ps range) and photon-imaging (for acquiring one- or two-
dimensional images). In the first two modes, one or few
dozen independent detectors usually suffice, whereas imaging
requires large arrays at least hundreds of detectors, hence pixel
pitch and fill-factor do play an important role.
A. Photon-Counting Applications
In photon-counting, performance are commonly quoted as
Noise Equivalent Power (NEP), Signal-to-Noise Ratio (SNR),
specific detectivity (D∗), and Dynamic Range (DR). In this
paragraph, we will study their dependence on SPAD parame-
ters in order to define a new unique FoM.
For a SPAD, SNR is given by [49]:
SN R = S√
S + N =
P DE · S · TI NT√
P DE · S · TI NT + DC R · TI NT
(3)
where S is the signal photon-rate and TI NT is the integration
time employed to count photons.
NEP is defined as the minimum signal intensity required to
achieve SNR = 1 within 1 Hz bandwidth [60] and quantifies
detector sensitivity:
N E P = hν ·
√
2 · DC R
P DE
(4)
A lower NEP denotes better SPAD performance. Specific
detectivity D∗ is a measure of the minimum detectable radiant














Moreover, in photon-counting applications it is desirable
to have a high dynamic range, defined as the ratio between
maximum SM AX and minimum SM I N detectable signals:
DR = SM AX /SM I N (6)
The maximum achievable photon flux, M AX , is limited
by the dead time, TDE AD , imposed after each ignition and
the afterpulsing probability, PAP , taking also into account the








≈ 1 − PAP
(e)TDE AD
(7)
The approximation is usually valid, since SPADs have
DCR from tens to thousands of counts per second,
i.e. much lower than the inverse of typical dead times of some
tens of nanoseconds. Eventually, given a certain integration
time TI NT , the maximum achievable signal can be written as:
SM AX = M AX · TI NT (8)
The minimum detectable signal (SM I N ) represents the photon
count needed to reach SNR = 1, as a function of the integra-
tion time [49], and for most cases it is given by:
SMIN ≈
√
DC R · TI NT (9)
We can express dynamic range as:
DR = M AX · TI NT√







Both D∗ and DR increase with improved performance, so
we define the photon-counting FoMC considering all device
parameters appearing in these two quantities, i.e. efficiency,
noise, active area, and maximum achievable photon flux:




· 1 − PAP
TDE AD
(11)
where we considered TI NT = 1 s. The dimensions of FoMC
for photon-counting is m, since the square root of DRC is
given as s−1 and TDE AD is quoted in s, the detector’s area is
given as m2, and PDE and PAP are dimensionless. Table I
shows the FoMC values computed for a large number of
custom SPADs, CMOS SPADs, and SiPMs; as can be seen,
typical values range from 10−2 m to 103 m. Since PDE
depends on photon wavelength, spot FoMC values could be
quoted for application-specific wavelengths or an average PDE
value could be used as representative over the range of interest.
B. Photon-Timing Applications
In photon-timing applications, SNR still plays an important
role. Fig. 1 shows the typical photon-timing response of a
SPAD to a laser pulse of negligible width. The Gaussian
component of the timing waveform is described as:
f (n) = P DE · S
σ · √2π · TB I N · exp
[
− (n · TB I N − μ)




where n is the number of bins, TB I N is the histogram bin
width, S is the signal photon rate, μ is the time at which
the timing peak occurs, and σ is given by FW H M =
2σ
√
2 ln 2 = 2.35σ . The peak value is given by:





Fig. 1. Typical timing waveform of a SPAD, with its components described
in the text, and the Signal-to-Noise ratio defined as the ratio between the
timing peak and the noise background.
The background level is set by dark counts as:
SBG N D = DC R · TB I N (14)
and its standard deviation is
√
SBG N D , since DCR follows a
Poisson distribution.
Hence, considering a unit TB I N , SNR can be written as:
SN R = SP E AK√
SBG N D
= P DE · S




Hence SPADs with higher PDE, lower DCR, and narrower
timing response will exhibit better SNR. Therefore we can
define the photon-timing FoMT as:











where we considered as signal flux the maximum achiev-
able one, and we added the area to consider its influence
on the dark count rate. Eq. (16) highlights the relationship
existing between FoMT and FoMC. The dimensions of FoMT
are m · s−1. As done for FoMC, Table I shows also the FoMT
values computed for a large number of custom SPADs, CMOS
SPADs, and SiPMs; as can be seen, typical values range from
10 m ·s−1 to 107 m ·s−1. Also similar to FoMC, PDE should be
evaluated at the specific wavelength of the desired application
or the PDE average could be computed over the range of
interest.
C. SiPM Case
Concerning the application of the proposed FoM to SiPMs,
some comments are necessary. From a technological stand-
point, in order to assess the quality of a SiPM, namely the
quality of the SPADs composing the SiPM (either analog
or digital) microcells, the SiPM microcell could be treated
as an individual SPAD. Hence FoMC and FoMT equations
apply, when considering the parameters of the individual
microcell. However, since in datasheets only the overall SiPM
performance is reported, in Table I we inferred the microcell
parameters in this way: the microcell PDE is obtained by
TABLE I
MAIN SPAD PARAMETERS FOR SEVERAL SPADS AND SiPMS AND THEIR COUNTING AND TIMING
FIGURES-OF-MERIT. BEST PERFORMANCE FOR EACH CATEGORY ARE IN BOLD
dividing the SiPM PDE by fill-factor (FF). This was necessary
because the PDE specified in the SiPM datasheets takes
into consideration also the geometrical losses. The microcell
area is computed by multiplying the total SiPM area by the
fill-factor (FF) – which gives the total photoactive area – and
by dividing the result by the number of microcells (N).
Finally, the microcell DRC is obtained by dividing the total
SiPM DCR by the number of microcells (N). Note that, for a
fair comparison, the median DCR of a SiPM microcell can be
lower than the total DCR divided by the number of microcells,
since in large SiPMs the overall noise is affected by hot-pixels
and crosstalk [49].
Instead, from an application standpoint, SiPM consisting
of N microcells could reach a maximum achievable photon
flux, MAX , being theoretically N-times higher than the one
of a single SPAD microcell, but in practice limited by the
analog noise of the front-end electronics. Moreover, SiPM
PDE and total area are affected by the fill-factor FF, which
will further limit the achievable FoMC for a SiPM. In a similar
way the FoMT for a SiPM could theoretically reach N times
the FoMT of the microcell (thanks to the increased maximum
achievable photon flux). However in practice it is limited
by the degradation of the SiPM overall DCR and FWHM
performance, when compared to the single microcell ones, and
to the ability of the digital electronics to properly count events
few hundred of picoseconds apart.
D. Imaging Applications
CMOS SPADs typically have worst performance than cus-
tom SPADs, but they can be integrated together with on-chip
electronics, resulting in monolithic large arrays with thousands
of pixels, which can provide either 2D, 3D (distance-resolved),
or time-resolved images and videos.
In most imaging applications, the sensor is used to count
the number of incoming photons, either in free-running or in
gated-mode. For this reason, the imaging FoMI can be derived
starting from FoMC, by further adding three fundamental para-
meters for array imagers: i) fill-factor; ii) number of pixels;
iii) maximum frame-rate. Another important item is crosstalk
probability among pixels, but this value is usually not reported
in literature as it is generally negligible, thus we will not
consider it. Hence, FoMI should take into account efficiency,
noise, fill-factor (FF), number of pixels (N), maximum frame-
rate (fMAX), and maximum count rate:
FoMI = P DE · M AX√
DC R
· F F · N · fM AX (17)
where we considered TI NT = 1 s, as for FoMC. The
dimensions of FoMI for imaging applications is frame per
second (fps), since the ratio between M AX and DRC, as well
as PDE and imager dimensions (pixel count and fill-factor) are
dimensionless, while maximum frame-rate is given as frame
per second.
Table III shows the FoMI values computed for a large
number of CMOS SPAD imagers; as can be seen, typical
values range from 5 · 103 fps to 108 fps. The previous
consideration about PDE still holds.
IV. DISCUSSION
We reviewed a large number of papers on Silicon SPADs
and SiPMs presented in scientific literature or commercially
available. Table I reports a detailed list of state-of-the-art
SPAD-based pixels, fabricated in both custom and CMOS
technologies, with their main parameters and corresponding
FoMC and FoMT values. The analyzed SPAD technologies
are seven: custom technologies, two submicron (0.8 μm and
0.35 μm), three deep-submicron (DSM) (0.18 μm, 0.13 μm
and 90 nm) technologies, and single-cells of digital and analog
SiPMs. Submicron technologies are based on Local Oxida-
tion (LOCOS) isolation processes, while deep-submicron ones
exploit Shallow-Trench Isolation (STI) processing.
Fig. 2. FoMC for photon-counting (top) and FoMT for photon-timing
(bottom) applications vs. technology node for the data listed in Table I. Only
the best-in-class for each technology node are shown with the reference.
Photon detection efficiency, dark count rate, and afterpulsing
probability are rated at the same excess bias. If parameters
were rated at more than one excess bias in the original paper,
we considered the one that provides the best FoM. When
not specified in the original paper, we considered afterpulsing
to be almost negligible (<0.5%). When some data – useful
to compute the FoMs – are not reported in the paper, the
median of the values of all the other devices was considered
in the calculations. We also report the wavelength of the
peak PDE and the wavelength at which timing response
was characterized. In addition, the table also lists breakdown
voltage and operating excess bias, even if they do not appear
in any FoM, because they give an approximate idea on electric
field strength and depletion width, both influencing noise and
time jitter performance [49].
In Table I, we computed FoMC and FoMT considering
the maximum PDE. If needed for specific applications, it is
still possible to compute the FoM at a particular wavelength.
In principle, also FoMT should be computed with the intrinsic
SPAD time jitter at the desired wavelength. Since timing jitter
depends not only on the SPAD itself and on its active area
size, but also on readout circuitry and measurement set-up, we
computed FoMT by employing the best time jitter reported by
the respective authors.
For some commercially available SPAD modules ([8]–[10]),
we reported DCR at low temperature (instead of room tem-
perature as reported for the other SPADs), since those SPADs
Fig. 3. Breakdown voltage vs. technology node (top) and DCR/area ratio
vs. breakdown voltage (bottom) for different technology nodes and CMOS
SPADs, all listed in Table I.
are internally cooled and no information about DCR at room
temperature is reported in the datasheet.
Among CMOS SPADs, the performance of “older” nodes
shows minor spread: this is related to the fabrication of
almost “standard” structure devices (i.e. shallow p-diffusion in
n-well, with p-doped guard-ring). On the contrary, for scaled
devices, different structures were proposed: [30], [32], and [33]
implemented a standard structure device; [34] and [43] pre-
sented a reverse n+/p-well structure. While these structures
are not amenable to scaling and thus to improve fill-factor in
SPAD arrays, [31] presented an STI-bounded SPAD, where
shallow trenches are used as guard-ring in place of low-doped
diffusions, thus allowing to shrink SPAD dimension down
to 2 μm; and in [39] a scalable n+/p-well diode, with deep
n-well insulation is reported.
Nonetheless, all those structures proved to be very noisy
because of the high doping concentrations and consequently
high electric fields (typical of scaled technologies), which
boost tunneling and field-enhanced carrier generation effects.
Indeed, as Fig. 3 (top) shows, most of DSM implementations
have lower breakdown values resulting in higher DCR/area
ratio, due to increased tunneling contribution, as proved by
Fig. 3 (bottom). Also, the presence of shallow trenches
increases the density of deep-level carrier generation centers
at the Si/SiO2 interface, and the limited duration and
effectiveness of annealing and drive-in diffusion steps
do not help in reducing impurities, traps, and defects
concentrations [35], [36].
Fig. 4. Spectral Photon Detection Efficiency (top) and DCR/area ratio vs.
peak PDE at different excess bias (bottom) for some CMOS technologies and
custom SPADs [7]–[10], for comparison.
However, new structures (especially in 130 nm and 90 nm
technologies) were proposed to mitigate the aforementioned
effects. In [35], the STI was moved away from the active-area
by laying out “dummy” polysilicon; in [37], [40], [42], [44],
and [45], a “virtual” guard-ring was used to space shallow
tranches from the high-field region, thus avoiding the injection
of undesired carriers into the avalanche zone, and proper
implant layers were adopted to create junctions where the
electric field is lower. In [36] and [41], the STI is surrounded
by a p-type passivation to prevent carrier injection (a similar
solution is found in [38]) and a lower n-well doping is used
to reduce tunneling contribution so that comparable or even
better performance are achieved, compared to LOCOS SPADs.
FoMC and FoMT values vs. technology node are shown in
Fig. 2. It is clearly visible that custom SPADs exhibit better
performance than CMOS SPADs, whereas there is no particu-
lar trend among CMOS SPADs at different technology nodes.
In fact, the overall performance of CMOS SPADs depends
more on their structure (guard-ring to prevent edge breakdown,
specific diffusions to reduce electric field, ad-hoc structures
to reduce crosstalk, such as shallow-trench isolation), and on
the cleanness of production processes than on the employed
technology node. For instance, the outstanding performance
obtained in [20] is mainly related to the much lower DCR/area
ratio, at least one order of magnitude better than in other
SPADs manufactured in the same technology node, whereas
other parameters are comparable.
TABLE II
PDE FOR CUSTOM AND CMOS SPADs WITH HIGHEST EFFICIENCY AND CORRESPONDING COUNTING AND TIMING FIGURES-OF-MERIT
AT DIFFERENT WAVELENGTHS AND AVERAGE VALUE IN THE 300 nm – 900 nm SPECTRAL RANGE
TABLE III
MAIN IMAGER PARAMETERS FOR SEVERAL SPAD ARRAYS AND THEIR IMAGING FIGURE OF MERIT
The maximum count rate (M AX ) is directly influenced
by the afterpulsing probability: reduced afterpulsing allows
shortening the dead time, hence to increase the maxi-
mum achievable count rate. In particular, DSM technolo-
gies benefit from lower excess bias and reduced SPAD
(and electronics) area. Both conditions help in reducing
afterpulsing probability, thus allowing to boost the count
rate [62], [63].
Fig. 4 (top) shows the spectral PDE of custom and CMOS
SPADs with the highest reported efficiency. Thick custom
SPADs present higher PDE in the Near Infra-Red (NIR)
because of the wider absorption region (and higher VB D) than
CMOS ones. Ref. [20] reports a CMOS (0.35μm technology)
SPAD that reaches the highest peak PDE in the Near Ultra-
Violet (NUV) thanks to the use of shallow diffusions that
defines the SPAD active volume, but the efficiency drops down
in the NIR (see Table II).
No PDE trend is visible moving from submicron to deep
sub-micron technologies: indeed the PDE is strictly related
to the SPAD design and only marginally dependent on the
employed technology node. For instance, the aforementioned
alternative DSM implementations reach lower fields and have
wider depleted zone, thus exhibiting enhanced and broader
spectral response. Conversely, lower PDE values are achieved
by standard p+/n-well junction, whose high doping concen-
trations cause a shrinkage of the depleted layer width.
Fig. 4 (bottom) shows DCR/area ratio vs. peak PDE of some
CMOS SPADs reported in Table I, representative of different
technological nodes. The lower the DCR at higher PDE, the
better is the overall performance of the SPAD.
Concerning the imaging performance, Table III reports the
performance of SPAD arrays designed only for photon count-
ing imaging applications as reported in [5], [17], [19], [21],
[26]–[28], and [64]–[69]. We excluded from the
Fig. 5. FoMI for imaging applications vs. production year (top) and Fill-
Factor reached by SPAD imagers in different technology nodes (bottom).
Ref. [66] (published in 2013) and [67] (2014) are not shown, since no
sufficient data was available to compute the FoMI.
comparison the arrays for timing applications (with integrated
TDC), because the performance of these sensors depends
much more on the timing electronics than on the SPADs
itself and this goes beyond the scope of this discussion.
Fig. 5 (top) shows the trend of FoMI versus year of
publication. The clear improvement during time is linked
above all to cleaner and more sophisticated technologies
and to new features such as shallow trench isolation.
Fig. 5 (top) reports the most representative imagers with
both in-pixel electronics and those imagers with on-chip, but
off-pixel, electronics. Of course, in-pixel electronics affects
overall pixel dimensions and, eventually, fill-factor. To this
aim, Fig. 5 (bottom) shows the fill-factor of the imagers
presented in Table III: as can be seen, arrays with in-pixels
electronics show lower fill-factors and more scaled technolo-
gies do not result in higher fill-factor, since the SPAD detector
itself requires some area overhead (e.g. insulated dependent
well, guard-ring, well contact, trench, etc.) that often becomes
the ultimate limit to the pixel area.
Even if in-pixel electronics becomes more and more com-
pact in deep-submicron technologies, the desire to reduce the
overall pixel pitch forces to design SPADs with smaller and
smaller active area. This trend is clearly visible in Fig. 6 (top),
where the SPAD active area decrease does not correspond to
Fig. 6. Fill-Factor of many CMOS SPAD imagers vs. the effective SPAD
active area (top) and pixel pitch size (bottom).
a simultaneous fill-factor increase. Moreover, Fig. 6 (bottom)
shows that the increase of fill-factor in those imagers with
25-30 μm pitch is reached because the electronics is still
integrated on-chip, but off-pixel, and not because of the
employed scaled technology node.
V. CONCLUSION
We proposed for the first time three new figures of merit
to compare the performance of SPAD detectors, elaborated
by analyzing the main SPAD parameters that influence the
performance in real photon-timing, photon-counting and imag-
ing applications. The proposed FoMs can help the end-user to
choose the most suitable device for the specific application of
interest, which can be either the counting of single photons
with single or few pixels, the measurement of the photon
arrival time with single or few pixels, or the acquisition of
both 2D photon-counting and 3D photon-timing images with
multi-pixel SPAD arrays.
As expected, we found that custom SPADs present better
performance than CMOS SPADs when few pixels are needed,
but a fair comparison is often not possible, since datasheets
of commercial SPAD modules do not report the DCR at room
temperature. Conversely, when multi-pixel arrays are required,
CMOS SPADs are the only choice to provide real imaging at
single-photon level. Among different CMOS SPADs, the FoMs
are not strictly influenced by the manufacturing process nodes,
but they also depend on the surface and bulk process cleanness
and uniformity and on the design of the vertical SPAD cross-
section and electric field. State-of-the-art CMOS SPADs are
designed in 0.35 μm technologies, where very low DCR and
very large (30-100μm) SPAD diameters are fabricated, at the
expenses of large (5 mm × 5 mm) chips with just 1k – 2k
pixel count. On the contrary, more scaled technologies allow
one to exploit advanced cross-sections, hence achieving a
much smaller pitch and chip dimensions, and higher
(up to 10k-15k) pixel count, but with the drawback of very
small SPAD dimensions (few micrometer diameters) and
higher noise density.
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